

New approach for Post-Silicon Verification on Automated Test Equipment

Atsuo Sawara

ADVANTEST Corp., atsuo.sawara@jp.advantest.com

Sujith Karunanayake

Marvell Semiconductor Inc., skarunan@marvell.com

A.T. Sivaram

Advantest America Inc., a.sivaram@advantest.com

Outline

Issues in Post-Silicon verification

- Conventional Test Development Flow

The new approach for Post-Silicon verification

- Key points of The New Approach
- Verilog-Like code on ATE / Interactive Verification /
Direct EDA Link

Post-Silicon verification with FTA: A Case Study

Conclusion

Issues in Post-Silicon verification

Issues in Post-Silicon verification

- Conventional Test Development Flow


The new approach for Post-Silicon verification

- Key points of The New Approach
- Verilog-Like code on ATE / Interactive Verification / Direct EDA Link


Post-Silicon verification with FTA: A Case Study

Conclusion

Conventional test flow



Complicated ATE Vector Generation




It takes a long time to generate test vectors despite improvements of environment, including specs.



Issue2

Too many test patterns for production



How many test cases do you have to check out in time?


The market cannot wait for your job completion.



Post-Silicon verification is the last step in the Silicon Development. Get up, get up, and just do it anyway...

Issue3

No observability on ATE



```
01011010XLLLXX  
00011010XLLLXX  
01011000XLLLXX  
00011000XHLXX  
01011000XLHLXX
```



**Cyclization
Tools**

Test Vector

Timing

What's going on?
zero, one, zero, one, one, ...
Need to analyze fail data log.



**Automated Test Equipment
(ATE)**



The new approach for Post-Silicon verification

Issues in Post-Silicon verification

Conventional Test Development Flow

The new approach for Post-Silicon verification

Key points of The New Approach


Verilog-Like code on ATE / Interactive Verification / Direct EDA Link

Post-Silicon verification with FTA: A Case Study

Conclusion



Key points of The New Approach



Verilog-Like code on ATE

The New Approach is Functional Test Abstraction (FTA).
Test is expressed by transaction level similar to Verilog code.

Conventional Test Pattern

```
NOP 0111000100000101
NOP 00000000XXXXXXXXX
:   :   :   :
NOP 01000000XXXXXXXXX
NOP 00000000XXXXXXXXX
NOP 01100001LLLLLHLH
NOP 00000000XXXXXXXXX
```

FTA Test

Procedure definition *Understandable!!*

```
Write(4'h1, 8'h05);
Wait(10);
Read(4'h1, 8'h05);
```


Function definition

```
Func Write ( adrs, wdat ) {
    Cmd<=2'b11,
    Adrs<=adrs, Dat<=wdat;
};
:   :
```



Direct EDA Link


Logic Simulator



Design and Verification Environment (DVE)

FTA-Model is Verilog based model which represents FTA hardware on your DVE.

Directly converted from Verilog code



FTA-Link provides minimum transfer time to ATE.



*One step
preparation*

Automated Test Equipment
(ATE)



Before/After Conversion

Original Test Bench

```
module xbist ();  
  initial begin  
    test_start;  
    jtag_loadir ( XBIST_CTL, 9'h001 );  
    jtag_loadaddr ( 36'h1, 36'h0, 36 )  
    (snip)  
    //Wait for XBIST done  
    xbist_status_read;  
    test_end;  
  end  
endmodule
```

(Verilog code)

Conversion Tool
by FTA E-Link

FTA Test


```
xbist.proc  
Main {  
  test_start;  
  jtag_loadir ( $XBIST_CTL, 9'h001 );  
  jtag_loadaddr ( 36'h1, 36'h0, 36 );  
  (snip)  
  #Wait for XBIST done  
  xbist_status_read;  
  test_end;  
}
```

(Verilog-Like code)

Interactive Verification on ATE



Procedure Editor



Procedure Result - Exec Sequence


Time [nS]	Procedure	Line
29164...		
29165...	Main	
29165...	SubtagReadReg	
29165...	SubtagReadReg	
29165...	SubtagReadReg	
29165...	SubtagReadReg	
29165...	SubtagReadReg	
29165...	SubtagReadReg	
29165...	SubtagReadReg	
29165...	SubtagReadReg	
29165...	SubtagReadReg	
29165...	SubtagReadReg	
29165...	SubtagReadReg	
29165...	SubtagReadReg	
29165...	SubtagReadReg	

```
DefaultSuppl;  
66 SubtagReadReg('h0, 'hacaa);  
67 SubtagReadReg('h2, 'hacaf);  
68 SubtagReadModifyWrite('h2, [hff1, 'h7006]);  
69 SubtagReadReg('h2, 'h7ca6);  
70 Wait('h96);  
71 Notify(paraIO);  
72 Wait('h96);  
73 Join;
```

Observable!!



Logic/Protocol Analyzer



2	ReadRegData
3	Wait
3	_DefaultSuppl
1	RegAddressSet
2	ReadModifyFlag
1	RegAddressSet
2	ReadRegData
3	Wait
3	_DefaultSuppl

One Click to Launch

Tools ▸

Pattern Cycle Viewer

Pattern Editor

Wave Tool (Logic Analyzer)

Interactive Verification on ATE

You can verify your test easily using device info.

```
xbist.proc
Main {
  test_start;
  jtag_loadir ( $XBIST_CTL, 9'h001 );
  jtag_loaddr ( 36'h1, 36'h0, 36 );
  (snip)
  #Wait for XBIST done
  Wait(100);
  xbist_status_read; ← FAIL
  test_end;
}
```

Oh... FAIL in xbist_status....
Less of VDD margin!?


No!!
Add wait time before
xbist_status_read.
It's under the limit.

OK. Let me check!!




No Simulation for Production

Less gap between Pre-/Post-Silicon Environment.
Use Silicon on ATE for Verification.




Fastest Test Development



Overall The New Approach


Integration of design and verification environment
and ATE functional test environment

Design and Verification Environment




Test Scenario (e.g. Verilog)

```
initial begin
for (i = 0; i < 4; i=i+1) begin
Write('h2+i, wdata);
end
for (i = 0; i < 4; i=i+1) begin
Read('h2+i, rdata);
if (rdata == wdata)
if (rdata == wdata)
end
end
```



ATE Functional Test Environment



Post-Silicon verification with FTA: A Case Study

Issues in Post-Silicon verification

- Conventional Test Development Flow

The new approach for Post-Silicon verification


- Key points of The New Approach
- Verilog-Like code on ATE / Interactive Verification / Direct EDA Link

Post-Silicon verification with FTA: A Case Study

Conclusion

Case Study of FTA

The new approach was applied to DUT with MBIST circuits controlled via JTAG interface.



Comparison Result

Item	Conventional Test Pattern Preparation Time	FTA Test Preparation Time
Test Generation for MBIST Base	4 hours	less than 1 Sec
Test Generation for MBIST1,2,3,..	Over 24 hours	less than 15 minutes (Series of patterns generated online ATE)
Debug Time on ATE	6 hours	1 hours

**Overall MBIST Test
Preparation Time**

1 Week

2 hours

No difference in Test Execution Time.

Conclusion

Issues in Post-Silicon verification

- Conventional Test Development Flow


The new approach for Post-Silicon verification

- Key points of The New Approach
- Verilog-Like code on ATE / Interactive Verification / Direct EDA Link

Post-Silicon verification with FTA: A Case Study

Conclusion

Conclusion



Fast Production Start is the way to make more money in its life time .



Paradigm-shift on ATE !!

ATE is now not only Production Equipment but also **Pre-/Post-Silicon Bridge Tool**.



Memo
