

The Inductance Loop

Power Distribution in the Semiconductor Test Interface

Jason Mroczkowski | Multitest | j.mroczkowski@multitest.com



Agenda




- Introduction to Power Delivery Network (PDN)
- Defining the Required Impedance
- Optimizing the Contactor
- Contactor Example



Introduction to the Power Delivery Network

- Goal of Power Delivery Network (PDN)
 - Provide constant voltage to DUT in high dV/dt environment
- Requirement of PDN
 - Maintain low impedance path from tester to DUT across all frequencies
- Challenges of Semiconductor Test Environment
 - Fast switching
 - Dense signals
 - Limited space for decoupling
 - Cost – Capacitors, Material, Contactor





Introduction to the Power Delivery Network




- Power nets are transmission lines similar to signal nets
 - Optimal impedance of power nets is 0 Ω (instead of 50 Ω)
 - Low impedance $\rightarrow$ constant voltage

$$Z = \sqrt{\left(\frac{L}{C}\right)} \ll 50$$


- Inductance increases impedance and limits response time of power supply
- Capacitance reduces impedance and improves response time of power supply



Path of Power Delivery Network



Decoupling Capacitors




Bulk Capacitors


Plane Capacitance

TOP		0.005"
*HCDPS1/3/4(V1)		0.0027"
GND		0.0038"
HCDPS2/5V(V2)		0.0027"
GND		0.006"


Socket



Package Leads/Capacitors




On Die Decoupling





Impedance Profile of PDN


VRM/CABLING BULK PLANES DECOUPLING PLANES SOCKET PACKAGE DIE



1. Power supply wiring (sub-500kHz)
2. Bulk capacitors (500kHz - 10MHz)
3. Decoupling caps (1MHz - 100MHz)
4. Power planes (100MHz - 300MHz)
5. On die decoupling (300MHz+)

Regions

1 2 3 4 5
↓ ↓ ↓ ↓ ↓




Aggregate Response



Real Capacitors and ESL

- Ideal capacitors have no resonance point
- Real capacitors become inductors above resonance point
- Equivalent Series Inductance (ESL) limits the useful frequency range of capacitors



Ideal



Real







Decoupling Capacitor Loop

1. Die/Package
2. Contactor
3. DUT Vias
4. Plane
5. Vias/Capacitor

DECOUPLING PLANES SOCKET PACKAGE DIE





Defining the Required Impedance

- Required impedance is application specific
 - Every device has its own unique current profile
 - Difficult to apply a standard to PDN design
- Device specification dependent
 - Impedance calculated from datasheet specifications
- Various methods based on:
 - Maximum transient currents
 - Maximum power consumption
 - Simulated IC models



Impedance Derivation Method

- Use device datasheet information to derive impedance value
 - Estimate based on maximum transient current
 - $Z_{\text{REQUIRED}} = V_{\text{DD}} \times \text{RIPPLE}(\%) / I_{\text{TRANSIENT}}$
(Assume $I_{\text{TRANSIENT}} = 0.5 \times I_{\text{MAX}}$)
 - $Z_{\text{REQUIRED}} = 5\text{V} \times 0.05 / (0.5 \times 0.5\text{A})$
 - $Z_{\text{REQUIRED}} = 1\Omega$



Absolute Maximum Ratings

Parameter	Rating	Unit
Supply Voltage	5	V
Power Control Voltage (VREG)	3.3	V
DC Supply Current	500	mA
Input RF Power	+5	dBm
Operating Ambient Temperature	-40 to +85	°C
Storage Temperature	-40 to +150	°C
Moisture Sensitivity	MSL2	



Impedance Derivation Method




- Decoupling capacitors
 - $\sim .5\text{nH}$ (14%), $0.01\mu\text{F}$
- PCB inductance
 - Power plane $\sim 128\text{pH/sqin}$ (3%), $.225\text{nF/sqin}$
 - DUT Vias $\sim 300\text{pH}$ (8%)
 - Capacitor vias $\sim 338\text{pH}$ (9%)
- Socket
 - $\sim 1.5\text{nH/probe pair}$ (40%), 1pF
- Package
 - $\sim 1\text{nH/lead pair}$ (26%), 250pF
- Number of Caps
 - $N > 2\pi \times F_{\text{MAX}} \times (\text{ESL}/Z_{\text{REQ}})$
 - $N > 2 * 3.14 * .3 * (3.75/1) = 7$





Impedance Profile of Decoupling Loop

- Original impedance profile
- QFN package with one power pin





How to Optimize the Impedance Profile

- Must consider physical limitations of semiconductor test environment



- Distance to Cap
- Contactor
- Number of capacitors
- Capacitor via location/quantity
- Via diameter
- Power plane layer





How to Optimize the Impedance Profile

- Minimize loop inductance
 - Use short, low inductance contactor
 - Minimize area of current loops
 - Use low ESL capacitors
 - Place power/ground vias as close to each other as possible
 - Place bypass capacitors as close to DUT as possible
 - Maximize width of conductors
 - Wide traces, wide planes
 - Minimize spacing between ground and power planes
 - Use multiple parallel paths, pairs of vias, pairs of planes
 - Alternate polarity of capacitors



Optimized Impedance Profile



- Modifications
 - Added capacitors
 - Used low inductance contactor





Optimizing the Contactor



- Contactor impact on the PDN
 - Lifts device from ground plane of PCB
 - Adds inductance to decoupling loop
- Actual contactor inductance values
 - Always use loop inductance, not self inductance
 - Changes with pitch of device, length/width of probe, ground locations
- Reducing contactor inductance
 - Optimize package I/O configuration
 - Use short, fat probes
 - Use coaxial sockets if possible





Optimizing the Contactor





- Reducing contactor inductance (continued...)
 - Place ground pins close to signal pins, on perimeter of ground pad
 - Excessive ground probes in center of ground array will provide little or no benefit to lower loop inductance while adding cost





Optimizing the Contactor

- Reducing contactor inductance (continued...)
 - Use ground slug
 - Signal will couple to nearest conductor
 - Ground slug brings conductor close to lead
 - Improves performance through contactor
 - May also improve performance through device





Example: Contactor Inductance


- Impedance environment using different contactor solutions
- Comparing contactor inductance in a BGA

	1	2	3	4	5	6	7	8	9	10	11
A	NC	NC		NC				NC		NC	NC
B											
C	NC	NC		NC				NC		NC	NC
D											
E											
F	NC	VSS	VDD	NC				NC	VSS	VDD	NC
G		VSS	VSSQ	DQ0				DM	VSSQ	VDDQ	
H		VDDQ	DQ2	DQS				DQ1	DQ3	VSSQ	
J		VSSQ	NC	DQS#				VDD	VSS	VSSQ	
K		VREFDQ	VDDQ	NC				NC	NC	VDDQ	
L		NC	VSS	RAS#				CK	VSS	NC	
M		ODT	VDD	CAS#				CK#	VDD	CKE	
N		NC	CS#	WE#				A10/AP	ZQ	NC	
P		VSS	BA0	BA2				A15	VREFCA	VSS	
R		VDD	A3	A0				A12/BC#	BA1	VDD	
T		VSS	A5	A2				A1	A4	VSS	
U		VDD	A7	A9				A11	A6	VDD	
V	NC	VSS	RESET#	A13				A14	A8	VSS	NC
W											
Y											
AA	NC	NC		NC				NC		NC	NC
AB											
AC	NC	NC		NC				NC		NC	NC
	1	2	3	4	5	6	7	8	9		


VDD1/VDDQ1

VDD2/VDDQ2

VDD1 Simulation Models







DDR3 - VDD1 - Inductance





Example: Contactor Inductance

- Voltage
 - 1.5V
- Max Frequency
 - 1066MHz
- Max current
 - 400mA
- Impedance required
 - 5Ω



Conclusions

- Power Delivery Network Design is complicated
- Devices have unique impedance profile requirements
- Most difficult tasks are to define target impedance and model PDN accurately
- Vias, PCB, contactor, package all play a role in the PDN
- Understanding how each component impacts the overall performance of the PDN is required to design a quality system
- With a lot of manual work or high power simulation tools you can save cost by designing your PDN to match the device requirements