

IJTAG Test Strategy for 3D IC Integration


Al Crouch

ASSET InterTech

acrouch@ASSET-InterTech.com

Why 3D?

Fabs: not as popular as they used to be






So, who suffers?
Fab Tool Providers...
...they only have 5
customers left...

3D Packaging vs 3D ICs



3-D Packaging to 3-D IC Integration




- Through-silicon (wafer) vias (TSVs)
- Wafer thinning
- Wafer (die) bonding


Webcast: Through-Silicon Vias: Ready for Prime Time?, *Semiconductor International*, 3/25/2008





3D TSV's



The 3D Stack




3D Now vs 3D Future




- Flat Layout & N-S/E-W space
- Routing N-S/E-W lengths
- Stacking TSV displacement
- Today's CAD/CAE Tools

- Vertical Layout from the start
- Core/Elevators at heart of design
- Routing distance is X, Y, or Z
- Stack Engineering New CAD/CAE

The 3D Die Concerns



3D Stack Concerns



What is being tested?

- There are Chip (IC) Tests
 - Fault Coverage (e.g. Stuck-At, Path Delay, Transition Delay, n-Detect)
 - Defect Coverage (shorts, opens, bridges, GOS)
 - Parametrics (Max FRQ, Leakage – iDDQ, IOH, IIL, VOH, VIL)
 - Functional (Read, Write, Bus Transactions, etc.)
 - Embedded BIST (Logic, Memory, HSIO)
- There are Board Tests
 - PCOLA
 - SOQ
 - FAMI

**3D Test is a
combination of Both**

Board Test Concerns

Structural Devices	P	Presence	PCOLA tests are tests that verify the P resence of a chip in a socket or at a board location; that it is the C orrect chip; and is O riented correctly; receives power and is L ive; and is A ligned correctly	Boundary Scan Tests and External Equipment (ICT, X-Ray) and Visual Inspection
	C	Correctness		
	O	Orientation		
	L	Live		
	A	Alignment		
Structural Connections	S	Shorts	SOQ tests are tests that verify the connections/signals to the chip to be free of S horts and O pens; and can assess the Q uality of the connection's solder joints	Boundary Scan Interconnect Test and X-Ray
	O	Opens		
	Q	Quality		
Functional Connections	F	Features	FAM tests are tests that can operate or verify a F eature of the chip; can be applied A t-speed; and that allow a M easurement to be taken	Functional Tests
	A	At-Speed		
	M	Measurement		
Optimizations	I	Independent	I tests are tests that can be operated I ndependently so they can be scheduled in parallel to reduce test time	Simultaneous and Concurrent Tests

Use of IEEE Standards?

- 1149.1 is the Base Standard that provides the “protocol”
 - Instruction-Based, Register-Based, Defines the “State-Machine”
 - Defined to assist with Board Test, Described with BSDL/SVF
- 1500 is a derivation used for Core Test
 - Instruction-Based, Register-Based
 - Defined to assist with Cores (Virtual Chips), Described with CTL/STIL
- 1687 is a departure to address certain weaknesses in 1149.1/1500
 - Vectors are defined at the Instrument
 - Mixes Instruction and Data, Defined to assist with Instruments
 - Network-Based (variable length scan paths), Described with ICL/PDL
- 1149.7 can reduce 1149.1’s TAP to just 2 Pins
 - Defines a TDMA packet protocol


Die Access Functions

- Any individual die must provide access functions if applicable
 1. There must be an Access Turn-Around (terminate access at this die)
 2. If there is to be an Upper die (above this die), then there must be an Access Bypass or Access Pass-Through (skip this die without on-die access)
 3. If there is on-chip test/debug logic, then there must be the ability to have On-Die Access
 4. If there is on-chip test/debug logic and an Upper die (above this die), then there must be a combined On-Die Access and a Next-Die Access



Using 1149.1


No TDI-TDO Strap Needed on Down Instructions






Using 1149.1

No TDI-TDO Strap Needed on Down Instructions




Using 1149.1

No TDI-TDO Strap Needed on Down Instructions






Using 1149.1




Using 1500




Instructions:
Up = Next, Byp, WBR-Upper, On-Die-Shared, SWIR
Down = Turnaround, WBR-Lower, On-Die-Only


Using P1687




Mixing Standards




The Embedded Tester



FPGA Controlled Test




FCT Tester Coverage:



FCT Test Instruments



1. Identify board with FPGA as an opportunity for Embedded ATE
2. Identify Test Goals of Peripheral (PCOLA, SOQ, FAM)
3. Identify needed instruments to meet Test Goals and usage environment (MFG Test, Debug, NPI Test Development, etc.)




Common List of Instruments

1. Pattern Generator
2. Capture Buffer
3. Memory BIST/Test
4. SerDes BERT
5. HSIO Protocols (e.g. PCIe, XAUI, DDRx)
6. SPI/I2C Interfaces
7. D2A Waveform Gen
8. A2D/DSP Sampler
9. Clock Counters
10. Flash Programmer

FCT Methodology


1. Identify board with FPGA as an opportunity for Embedded ATE
2. Identify Test Goals of Peripheral (PCOLA, SOQ, FAM)
3. Identify needed instruments to meet Test Goals and usage environment (MFG Test, Debug, NPI Test Development, etc.)



4. Apply the Embedded Tester Generator: to Create instruments plus IJTAG Network Bit File
The tester may support many "Instruments" simultaneously
5. Apply the appropriate tools: Boundary Scan for Interconnect, IJTAG for Instruments, Emulation for Processor




Defining P1687




Embedding a Tester

Structural Test – Verifies Manufacturing
Performance Test – Verifies Specs



P1687 Access to Tester



Using P1687 as the OS



Define an IJTAG Instrument Action

Run_MBIST
build run rename

Devices: U1 (XC3S400_PQ208)

Data Handling
☐ Fail on 0 miscompare(s)
☐ Stop on 0 miscompare(s)
☒ Collect data

Precondition: import edit delete

Operations for IEEE1687_NETWORK_IPM_1INIT_PEEK_MBIST_0
BIST_Done_Monitor(WATCH_LIMIT)
bit_dig(...)
Dump_RAM
INIT_Done_Monitor(WATCH_LIMIT)
INIT_Reset
INIT_Start
INIT_Stop
MBIST_Clear_Fail
MBIST_Reset
MBIST_Start
MBIST_Stop
Peek_ADDR(ADDR_5bit)
Record_Message(logfile text_message)

(Drag and drop operations to add them)

Selected Operations
U1IEEE1687_NETWORK.MFP_1.MMODE_FMODE_POKE_0.MMODE_FMODE_POKE::Set_NoFault
U1IEEE1687_NETWORK_IPM_1INIT_PEEK_MBIST_0INIT_PEEK_MBIST::Dump_RAM
U1IEEE1687_NETWORK.MFP_1.MMODE_FMODE_POKE_0.MMODE_FMODE_POKE::Set_MBIST_Mode
U1IEEE1687_NETWORK_IPM_1INIT_PEEK_MBIST_0INIT_PEEK_MBIST::MBIST_Reset
U1IEEE1687_NETWORK_IPM_1INIT_PEEK_MBIST_0INIT_PEEK_MBIST::MBIST_Start
U1IEEE1687_NETWORK_IPM_1INIT_PEEK_MBIST_0INIT_PEEK_MBIST::BIST_Done_Monitor(100)
U1IEEE1687_NETWORK_IPM_1INIT_PEEK_MBIST_0INIT_PEEK_MBIST::MBIST_Stop
U1IEEE1687_NETWORK.MFP_1.MMODE_FMODE_POKE_0.MMODE_FMODE_POKE::Set_PEEK_Mode

Instruments in FPGA

Instrument Operations

Drag & Drop Operations to Schedule Tests

Operations Scheduled as Test Program

Summary-Conclusions

- 3D is one way to extend Moore's Law
 - We are Stacking Shopping Malls today (not real 3D)
 - 3D comes with many test & debug concerns
 - Solutions must solve both IC Test and Board Test type issues
 - Access is the first item that must be solved
 - The density of functions will be so great that embedding the ATE may be the best solution
 - Similarly, including redundancy and fault-tolerance may be required
 - An ATE can be programmed into any FPGA type logic
 - P1687 enables both the Access and the FPGA Tester OS issues