


Broken Scan Chains Routinely Debugged with New Optical Technique

C. Kardach, DCG Systems Inc.
cathy_kardach@dcgsystems.com

Overview

- Status of LVI-based scan chain debug
- LVx Architecture
- Scan chain map generation
- Fabless/foundry chain debug workflow
- Review: 40 nm stuck-at case study
- Current work: transition failures




Status of LVI-based scan chain debug

Status of LVI-based chain debug

- Proof of concept on 40nm packaged parts (NVIDIA, 2010)
 - 3 die for PFA; defect found on all 3
- Yield ramp on 28nm packaged parts (NVIDIA, 2011)
 - 47 die analyzed with LVI/LVP and sent for PFA
 - To date PFA on 34 die and only 3 missed defect
- PFA success rate >90%




Silicon Valley Test Workshop



LVx Architecture


LVI¹

Laser voltage imaging




LVP

Laser voltage probing



Timing tool in software GUI



Trigger

digital
scope

RF
Component

photo-
detector


RF
amplifier

DC Component

LVI image can be
used for optimal
probe placement




LSM (reflected) image




CAD-to-LSM-to-LVI registration


- Diffusion layers used for LSM-to-CAD alignment
- LVI & LSM images acquired simultaneously for 1-pixel accuracy



Load cell bounding boxes

- Accurate overlay of scan flop bounding boxes critical
- Cell bounding boxes generated by design house using LEF/DEF






Scan chain map generation

LEF/DEF in the chip design flow


Design & Synthesis




- LEF – Library Exchange Format
- DEF – Design Exchange Format

LEF/DEF Basics


LEF is a library of cell types and their pins



INVX3




NAND4X4



DFFX2


DEF contains the cell placements and routing and annotation



Flop names are translated

Scan path for chain=chain0: begin_position=SC0, end_position=SCI
gate_type cell_id cell_type inv instance_name (type)


gate_type	cell_id	cell_type	inv	instance_name (type)
DFF	---	---	---	i_so2/cntr/cl/d2 SDDFHXQ2
DFF	---	---	---	i_so2/dlata/b4 SDDFHXQ2
DFF	---	---	---	i_so2/dlatb/b0 SDDFHXQ2
DFF	---	---	---	i_so2/dlatb/b1 SDDFHXQ2
DFF	---	---	---	i_so2/dlata/b3 SDDFHXQ2
DFF	---	---	---	i_so2/div4/d1 SDDFHXQ2
DFF	---	---	---	i_so2/div4/d2 SDDFHXQ2
DFF	---	---	---	i_so2/dlata/b1 SDDFHXQ2
DFF	---	---	---	i_so2/dlata/b2 SDDFHXQ2
DFF	---	---	---	i_so2/dlatb/b3 SDDFHXQ2
DFF	---	---	---	i_so2/cntr/cl/d0 SDDFHXQ2
DFF	---	---	---	i_so2/cntr/cl/d1 SDDFHXQ2
DFF	---	---	---	i_so2/cntr/cl/d2 SDDFHXQ2
DFF	---	---	---	i_so2/cntr/cl/d3 SDDFHXQ2
DFF	---	---	---	i_so2/dlata/b0 SDDFHXQ2
DFF	---	---	---	i_so2/dlatb/b4 SDDFHXQ2
DFF	---	---	---	i_so2/dlata/b7 SDDFHXQ2
DFF	---	---	---	i_so2/dlatb/b5 SDDFHXQ2
DFF	---	---	---	i_so2/dlatb/b6 SDDFHXQ2
DFF	---	---	---	i_so2/dlatb/b7 SDDFHXQ2
DFF	---	---	---	i_so2/clkdiv/d1 SDDFHXQ2
DFF	---	---	---	i_so2/clkdiv/d2 SDDFHXQ2
DFF	---	---	---	i_so2/clkdiv/d3 SDDFHXQ2
DFF	---	---	---	i_so2/cntr/c2/d0 SDDFHXQ2
DFF	---	---	---	i_so2/cntr/c2/d1 SDDFHXQ2
DFF	---	---	---	i_so2/cntr/c2/d2 SDDFHXQ2
DFF	---	---	---	i_so2/cntr/c2/d3 SDDFHXQ2
DFF	---	---	---	i_so2/cntr/d8 SDDFHXQ2
DFF	---	---	---	i_so2/cntr/d9 SDDFHXQ2



GDS viewer





Silicon Valley Test Workshop



Fabless/foundry chain debug workflow

Fabless/foundry chain debug






40 nm stuck-at case study

Case Study Introduction

- **Chip is 40nm CMOS Graphics Processor Unit (GPU)**
- **The failure was identified on a production compressed shift pattern**
- **11001100... pattern through chain and looped**
 - **Scan clock = 11 MHz**
 - **Scan data = $\frac{1}{4}$ scan clock = 2.75 MHz**
- **Binary search on LVI-data and –clock images**

Final images on 40nm case study





LVI signal degrades in #49



All flops have clock signal,
even data-starved flops

Trace fan-out in GDS






Using LVx to debug transition failures

11001100... -> 10001000...


2nd harmonic finds transition failures

Spectrum for
input pattern of
11001100... (50%
duty cycle)



Only odd
harmonics are
present at 50%
duty cycle

Spectrum for
output (fail)
pattern of
10001000... (non-
50% duty cycle)



Even
harmonics
appear at non-
50% duty cycle

Transition failure debug strategy

- Probe scan chain output with LVP to verify the pattern has changed to 10001000...
- Tune the spectrum analyzer to the 2nd harmonic of the data frequency
- Continue binary search using LVI to find transition from dark flop (good) to bright flop (bad)

Transition failure method: results

- NVIDIA debugged 7 transition failures using LVx
- Transition failure case study to be presented at ISTFA 2011 in San Jose, CA:
S Kasapi, W Lo, J Liao, B Cory, H Marks, “Advanced scan chain failure analysis using laser modulation mapping and continuous wave probing.”

Conclusion

- LVI-based scan chain debug: highly successful in driving yield at 28nm
- Fabless/foundry data exchange: easily adoptable, based on open formats (LEF/DEF and GDS)
- LVI in 2011: moved beyond stuck-at failures
- Broken Scan chain debug: transformed from very difficult to very easy due to LVx methodology

Acknowledgements

Dr. Steven Kasapi invented modulation mapping, and now at NVIDIA has proven its effectiveness for scan chain fault isolation

Dr. Joy Liao has been a key facilitator at NVIDIA in transitioning methodology to foundry yield operations

Special thanks to NVIDIA managers that invested time and capital to make this technology a viable yield driver:

Bruce Cory, DFX Manager, NVIDIA

Howard Marks, Silicon FA Lab Manager, NVIDIA